AMD to detail upcoming Jaguar low-power processor design for tablets
- 16 July, 2012 19:03
Advanced Micro Devices will detail its upcoming low-power CPU for tablets code-named Jaguar at the Hot Chips show in August, and share the stage with IBM, Oracle and Fujitsu, which will provide further insight into next-generation server processors.
AMD's Jaguar CPU will be in tablets that will become available next year, and will be integrated in a chip alongside a powerful graphics processor. AMD is expected to use the Jaguar architecture in a dual-core tablet chip code-named Tamesh next year, and also in low-power laptops such as netbooks.
Jaguar was introduced earlier this year after a new management team discarded the old road map and reconfigured the company's product line. AMD did not share details about the processor core at the time, but Jaguar will succeed the Bobcat processor, which will be used in an upcoming tablet chip code-named Hondo, expected to be launched later this year alongside Microsoft's Windows 8 OS.
AMD has virtually no presence in the fast-growing tablet market, and currently sells most of its chips into the declining PC and graphics markets. AMD currently offers the Z-series chips for tablets, which have performed poorly in the market, and the Jaguar chip could provide a spark to AMD's tablet ambitions.
AMD's tablet rivals include ARM, which dominates the market and whose processor designs are used in Apple's iPad, Google's Galaxy Nexus 7 and Amazon's Kindle Fire. AMD will also compete with Intel, which is expected to release a low-power Atom processor code-named Clover Trail later this year. Intel says 20 tablet designs are in the works based on Clover Trail.
An AMD spokesman declined to comment on the Jaguar processor, but analysts said tablets will be faster and more power-efficient with the new architecture.
The improvements in Jaguar may not be revolutionary, but AMD has a record of lowering power consumption while scaling up performance, said Jim McGregor, principal analyst at Tirias Research.
"AMD continues to evolve everything without trying to reinvent the wheel," McGregor said.
The lower power consumption on chips with the Jaguar CPU will primarily come from the 28-nanometer manufacturing process, said David Kanter, an analyst for Real World Technologies.
The current chips based on the Bobcat architecture are considered power-hungry for mobile devices, and are designed more for low-power laptops like netbooks. AMD's upcoming Hondo tablet chip -- which is based on Bobcat -- will be made using the 40-nm process. The advanced 28-nm manufacturing process will help miniaturize circuitry, thus making the Jaguar-based chip more power-efficient. Chips with ARM processors are made using the 40-nm process and are moving to the 28-nm process. Intel's upcoming Clover Trail chip will be made using the 32-nm process.
Chips based on the Jaguar design will also be more power-efficient with higher levels of CPU and GPU integration, Kanter said.
But AMD's biggest asset is the graphics processor, which will give it an edge over its rivals, analysts said. That would be useful for productivity tablets, where users need high levels of graphics performance.
AMD last month said it would integrate ARM processors to bulk up security features on its chips, though it is unclear whether chips based on Jaguar would have ARM processors.
AMD at Hot Chips will also be providing more details on its Steamroller CPU core, which will be used in mainstream laptops starting next year. The presentation will be made by Mark Papermaster, a former Apple executive who was appointed AMD's chief technology officer in October last year.
Outside of tablet chips, IBM, Oracle and Fujitsu will be shedding light on their upcoming server chips at the Hot Chips conference. IBM will be sharing information on the Power 7+ chip, which has already been delayed. IBM is scheduled to release the Power 8 chip in the near future.
Fujitsu will be providing more details on the 16-core SPARC64 X chip, which is the successor to the SPARC64 VIIIFX chip used in Japan's K Computer, which was rated the world's fastest supercomputer in November last year.
Oracle will share more information on its Sun SPARC T5 processor, which will be made using the 28-nm process. The chip succeeds the current SPARC T4, which is made using the 40-nm process. The T5 is an incremental advancement of the T4 processor based on the new manufacturing process, Kanter said.
Hot Chips will be held in Cupertino, California, from Aug. 27 to 29.
Join the CIO Australia group on LinkedIn. The group is open to CIOs, IT Directors, COOs, CTOs and senior IT managers.
Larry Page wants to see your medical records
Dual-Persona Smartphones Not a BYOD Panacea
After two-year hiatus, EFF accepts bitcoin donations again
CIOs struggle to deliver timely mobile business apps: survey
Spiceworks' free management software gets integrated MDM
Securing the Promise of Virtualisation
For today’s enterprise, this whitepaper identifies three general areas of risk associated with risk; those that are traditionally areas of risk, the hazards that are exclusive to virtualisation and the more recent set of risks that are associated with newly formed hybrid environments. Read more to find out how to keep pace with evolving threats, quicker provisioning and dynamically mobile workloads.
Building a Better Mousetrap in Anti-Malware
This story is becoming frustratingly old. Cyber threats are continuously advancing in their adaptability speed, sophistication, and degree of stealthiness. At the same time, the exposed footprint is expanding. More business operations are moving online and end-user devices—corporate-issued and user-owned—are expanding in number and variety. A reasonable question asked by executives responsible for making decisions on their organisations’ security budgets is whether their money and resources are being spent wisely. Are their businesses buying and using the best mix of security technologies to meet their needs and obligations? Read on.
HP Helps NEC Reduce Network Management Costs and Gain Efficiencies
NEC wanted to reduce network management costs, while increasing network visibility, decreasing mean-time-to-repair, improving stability and mitigating the risk of downtime. Download today to hear from Cameron Craig, Senior department manager of NEC on what approach they took and why.